

COMPUTER ARCHITECTURE

Chapter 3 – CPU Pipelining

Prof. Dr.-Ing. Stefan Wallentowitz

Department 07 – Munich University of Applied Sciences

This work is licensed under a Creative Commons Attribution 4.0 International License. $\mathbb{C}(\hat{\mathbf{f}})$

Course Organization

Computer Architecture – Chapter 3 – CPU Pipelining

Course Organization

Computer Architecture – Chapter 3 – CPU Pipelining

Computer Architecture – Chapter 3 – CPU Pipelining

Fetch instruction (short: FE)

Computer Architecture – Chapter 3 – CPU Pipelining

Fetch instruction (short: FE)

• Pointer to next instruction from current program counter

Fetch instruction (short: FE)

- Pointer to next instruction from current program counter
- Load the instruction from memory

Fetch instruction (short: FE)

- Pointer to next instruction from current program counter
- Load the instruction from memory

Decode instruction (DE)

Fetch instruction (short: FE)

- Pointer to next instruction from current program counter
- Load the instruction from memory

Decode instruction (DE)

• Get operands from register file

Fetch instruction (short: FE)

- Pointer to next instruction from current program counter
- Load the instruction from memory

Decode instruction (DE)

- Get operands from register file
- Extend sign if needed

Fetch instruction (short: FE)

- Pointer to next instruction from current program counter
- Load the instruction from memory

Decode instruction (DE)

- Get operands from register file
- Extend sign if needed

Execute (EX)

Fetch instruction (short: FE)

- Pointer to next instruction from current program counter
- Load the instruction from memory

Decode instruction (DE)

- Get operands from register file
- Extend sign if needed

Execute (EX)

• ALU-Operation from instruction

Fetch instruction (short: FE)

- Pointer to next instruction from current program counter
- Load the instruction from memory

Decode instruction (DE)

- Get operands from register file
- Extend sign if needed

Execute (EX)

- ALU-Operation from instruction
- Calculate effective address

Fetch instruction (short: FE)

- Pointer to next instruction from current program counter
- Load the instruction from memory

Decode instruction (DE)

- Get operands from register file
- Extend sign if needed

Execute (EX)

- ALU-Operation from instruction
- Calculate effective address
- Control flow: check condition

Computer Architecture – Chapter 3 – CPU Pipelining

Memory Access (MA)

Computer Architecture – Chapter 3 – CPU Pipelining

Memory Access (MA)

• Reading or writing to memory

Computer Architecture – Chapter 3 – CPU Pipelining

Memory Access (MA)

- Reading or writing to memory
- optional

Memory Access (MA)

- Reading or writing to memory
- optional

Write Back (WB)

Memory Access (MA)

- Reading or writing to memory
- optional

Write Back (WB)

• Write result into destination register

Memory Access (MA)

- Reading or writing to memory
- optional

Write Back (WB)

- Write result into destination register
- Commit new program counter

Hardware Implementation (simplified)

Computer Architecture – Chapter 3 – CPU Pipelining

Prof. Dr.-Ing. Stefan Wallentowitz – Department 07 – Munich University of Applied Sciences **Secure 2006** Sciences

Computer Architecture – Chapter 3 – CPU Pipelining

slli x1, x2, 4

Computer Architecture – Chapter 3 – CPU Pipelining

slli x1, x2, 4

Computer Architecture – Chapter 3 – CPU Pipelining

Prof. Dr.-Ing. Stefan Wallentowitz – Department 07 – Munich University of Applied Sciences 6 ©

t

slli x1, x2, 4 FE

Computer Architecture – Chapter 3 – CPU Pipelining

Prof. Dr.-Ing. Stefan Wallentowitz – Department 07 – Munich University of Applied Sciences 6 ©bbs 17 000 000 000

t

$$
\texttt{slli x1, x2, 4} \quad \texttt{FE} \quad \texttt{DE}
$$

Computer Architecture – Chapter 3 – CPU Pipelining

Prof. Dr.-Ing. Stefan Wallentowitz – Department 07 – Munich University of Applied Sciences 6 ©bbs 17 000 000 000

t

slli x1, x2, 4
$$
FE
$$
 DE EX

t

Computer Architecture – Chapter 3 – CPU Pipelining

slli x1, x2, 4 FE DE EX WB

t

Computer Architecture – Chapter 3 – CPU Pipelining

slli x1, x2, 4 t FE DE EX WB

Computer Architecture – Chapter 3 – CPU Pipelining

slli x1, x2, 4 lh x4, 8(x1) t FE DE EX WB

Computer Architecture – Chapter 3 – CPU Pipelining

Computer Architecture – Chapter 3 – CPU Pipelining

Computer Architecture – Chapter 3 – CPU Pipelining

Computer Architecture – Chapter 3 – CPU Pipelining

Computer Architecture – Chapter 3 – CPU Pipelining

Prof. Dr.-Ing. Stefan Wallentowitz – Department 07 – Munich University of Applied Sciences 6 ©bbs 17 000 000 000

Computer Architecture – Chapter 3 – CPU Pipelining

Inspiration: Assembly Line

(c) BlueSpringsFordParts, CC BY 2.0

Computer Architecture – Chapter 3 – CPU Pipelining

Computer Architecture – Chapter 3 – CPU Pipelining

Prof. Dr.-Ing. Stefan Wallentowitz – Department 07 – Munich University of Applied Sciences 8 (2008) 8 (2008) 8 (2008) 8 (2008) 8 (2008) 8 (2008) 8 (2008) 8 (2008) 8 (2008) 8 (2008) 8 (2008) 8 (2008) 8 (2008) 8 (2008) 8 (20

Overlapping execution of instructions

Computer Architecture – Chapter 3 – CPU Pipelining

Prof. Dr.-Ing. Stefan Wallentowitz – Department 07 – Munich University of Applied Sciences 8 (2008) 8 (2008) 8 (2008) 8 (2008) 8 (2008) 8 (2008) 8 (2008) 8 (2008) 8 (2008) 8 (2008) 8 (2008) 8 (2008) 8 (2008) 8 (2008) 8 (20

Overlapping execution of instructions

• Start phase for next instruction once current completes phase

Overlapping execution of instructions

- Start phase for next instruction once current completes phase
- Parallelization of execution: Multiple concurrent instructions

Overlapping execution of instructions

- Start phase for next instruction once current completes phase
- Parallelization of execution: Multiple concurrent instructions

Pipeline stages are synchronized, handover at same time

Overlapping execution of instructions

- Start phase for next instruction once current completes phase
- Parallelization of execution: Multiple concurrent instructions

Pipeline stages are synchronized, handover at same time

Overlapping execution of instructions

- Start phase for next instruction once current completes phase
- Parallelization of execution: Multiple concurrent instructions

Pipeline stages are synchronized, handover at same time

Overlapping execution of instructions

- Start phase for next instruction once current completes phase
- Parallelization of execution: Multiple concurrent instructions

Pipeline stages are synchronized, handover at same time

Overlapping execution of instructions

- Start phase for next instruction once current completes phase
- Parallelization of execution: Multiple concurrent instructions

Pipeline stages are synchronized, handover at same time

Overlapping execution of instructions

- Start phase for next instruction once current completes phase
- Parallelization of execution: Multiple concurrent instructions

Pipeline stages are synchronized, handover at same time

Stage 0 Stage 1 Stage 2 Stage 3 Stage 4

Overlapping execution of instructions

- Start phase for next instruction once current completes phase
- Parallelization of execution: Multiple concurrent instructions

Pipeline stages are synchronized, handover at same time

Stage 0 Stage 1 Stage 2 Stage 3 Stage 4

Slowest stage determines clock frequency

Overlapping execution of instructions

- Start phase for next instruction once current completes phase
- Parallelization of execution: Multiple concurrent instructions

Pipeline stages are synchronized, handover at same time

Stage 0 Stage 1 Stage 2 Stage 3 Stage 4

Slowest stage determines clock frequency Key technology for fast CPU implementations

Hardware Implementation (simplified)

Computer Architecture – Chapter 3 – CPU Pipelining

Hardware Implementation (simplified)

Computer Architecture – Chapter 3 – CPU Pipelining

Prof. Dr.-Ing. Stefan Wallentowitz – Department 07 – Munich University of Applied Sciences 10 Observersion 10

slli x1, x2, 4 lh x4, 8(x1) beq x4, x0, END \overline{t}

Computer Architecture – Chapter 3 – CPU Pipelining

Computer Architecture – Chapter 3 – CPU Pipelining

Prof. Dr.-Ing. Stefan Wallentowitz – Department 07 – Munich University of Applied Sciences 12 Department 07 – Munich University of Applied Sciences

Problem: Instruction may need multiple cycles to complete stage

Computer Architecture – Chapter 3 – CPU Pipelining

Prof. Dr.-Ing. Stefan Wallentowitz - Department 07 - Munich University of Applied Sciences 12 Department 07 - Munich University of Applied Sciences

Problem: Instruction may need multiple cycles to complete stage

Next instruction is blocked \bigstar The IPC decreases

Problem: Instruction may need multiple cycles to complete stage

- Next instruction is blocked \bigstar The IPC decreases
- Example: Memory access that needs multiple cycles to complete (see lecture "memory")

Problem: Instruction may need multiple cycles to complete stage

Next instruction is blocked \rightarrow The IPC decreases

Example: Memory access that needs multiple cycles to complete (see lecture "memory")

FE DE EX MA MA WB

FE DE EX EX MA WB

lh x4, 8(x1)

addi x2, x2, 4

Problem: Instruction may need multiple cycles to complete stage

Next instruction is blocked \bigstar The IPC decreases

Example: Memory access that needs multiple cycles to complete (see lecture "memory")

Problem: Instruction may need multiple cycles to complete stage

Next instruction is blocked \rightarrow The IPC decreases

Example: Memory access that needs multiple cycles to complete (see lecture "memory")

Problem: Instruction may need multiple cycles to complete stage

Next instruction is blocked \rightarrow The IPC decreases

Example: Memory access that needs multiple cycles to complete (see lecture "memory")

Problem: Instruction may need multiple cycles to complete stage

Next instruction is blocked \rightarrow The IPC decreases

Example: Memory access that needs multiple cycles to complete (see lecture "memory")

Problem: Instruction may need multiple cycles to complete stage

Next instruction is blocked \bigstar The IPC decreases

Example: Memory access that needs multiple cycles to complete (see lecture "memory")

Problem: Instruction may need multiple cycles to complete stage

Next instruction is blocked \bigstar The IPC decreases

Example: Memory access that needs multiple cycles to complete (see lecture "memory")

Problem: Instruction may need multiple cycles to complete stage

Next instruction is blocked \bigstar The IPC decreases

Example: Memory access that needs multiple cycles to complete (see lecture "memory")

Problem: Instruction may need multiple cycles to complete stage

Next instruction is blocked \rightarrow The IPC decreases

Example: Memory access that needs multiple cycles to complete (see lecture "memory")

Problem: Instruction may need multiple cycles to complete stage

Next instruction is blocked \rightarrow The IPC decreases

Example: Memory access that needs multiple cycles to complete (see lecture "memory")

Structural hazards can generally not be avoided!

Computer Architecture – Chapter 3 – CPU Pipelining

Prof. Dr.-Ing. Stefan Wallentowitz - Department 07 - Munich University of Applied Sciences

Computer Architecture – Chapter 3 – CPU Pipelining

Prof. Dr.-Ing. Stefan Wallentowitz – Department 07 – Munich University of Applied Sciences 13 Department 07 – Munich University of Applied Sciences

In general, pipeline hazards are situations that block an instructions from entering the next pipeline stage

In general, pipeline hazards are situations that block an instructions from entering the next pipeline stage

• Structural hazards are resource conflicts due to hardware availability

In general, pipeline hazards are situations that block an instructions from entering the next pipeline stage

- Structural hazards are resource conflicts due to hardware availability
- Data hazards occur when a result of a previous command is not available

In general, pipeline hazards are situations that block an instructions from entering the next pipeline stage

- Structural hazards are resource conflicts due to hardware availability
- Data hazards occur when a result of a previous command is not available
- Control hazards are a result of changes in the control flow

In general, pipeline hazards are situations that block an instructions from entering the next pipeline stage

- Structural hazards are resource conflicts due to hardware availability
- Data hazards occur when a result of a previous command is not available
- Control hazards are a result of changes in the control flow

Hazards lead to a *pipeline stall* \rightarrow IPC decreases

Computer Architecture – Chapter 3 – CPU Pipelining

Prof. Dr.-Ing. Stefan Wallentowitz – Department 07 – Munich University of Applied Sciences 14

Problem: Conflict of operands between instructions

Computer Architecture – Chapter 3 – CPU Pipelining

Prof. Dr.-Ing. Stefan Wallentowitz – Department 07 – Munich University of Applied Sciences 14

Problem: Conflict of operands between instructions

Example: Need result of previous instruction

Problem: Conflict of operands between instructions

Example: Need result of previous instruction

• Result written in Writeback stage \bigstar Execution blocks until result becomes visible

Problem: Conflict of operands between instructions

Example: Need result of previous instruction

• Result written in Writeback stage \bigstar Execution blocks until result becomes visible

Problem: Conflict of operands between instructions

Example: Need result of previous instruction

• Result written in Writeback stage \bigstar Execution blocks until result becomes visible

Problem: Conflict of operands between instructions

Example: Need result of previous instruction

• Result written in Writeback stage \bigstar Execution blocks until result becomes visible

Problem: Conflict of operands between instructions

Example: Need result of previous instruction

• Result written in Writeback stage \bigstar Execution blocks until result becomes visible

Problem: Conflict of operands between instructions

Example: Need result of previous instruction

• Result written in Writeback stage \bigstar Execution blocks until result becomes visible

Problem: Conflict of operands between instructions

Example: Need result of previous instruction

• Result written in Writeback stage \bigstar Execution blocks until result becomes visible

Problem: Conflict of operands between instructions

Example: Need result of previous instruction

• Result written in Writeback stage \bigstar Execution blocks until result becomes visible

Problem: Conflict of operands between instructions

Example: Need result of previous instruction

• Result written in Writeback stage \bigstar Execution blocks until result becomes visible

Problem: Conflict of operands between instructions

Example: Need result of previous instruction

• Result written in Writeback stage \bigstar Execution blocks until result becomes visible

Problem: Conflict of operands between instructions

Example: Need result of previous instruction

• Result written in Writeback stage \bigstar Execution blocks until result becomes visible

Problem: Conflict of operands between instructions

Example: Need result of previous instruction

• Result written in Writeback stage \bigstar Execution blocks until result becomes visible

Problem: Conflict of operands between instructions

Example: Need result of previous instruction

• Result written in Writeback stage \bigstar Execution blocks until result becomes visible

Problem: Conflict of operands between instructions

Example: Need result of previous instruction

• Result written in Writeback stage \bigstar Execution blocks until result becomes visible

Problem: Conflict of operands between instructions

Example: Need result of previous instruction

• Result written in Writeback stage \bigstar Execution blocks until result becomes visible

Problem: Conflict of operands between instructions

Example: Need result of previous instruction

• Result written in Writeback stage \bigstar Execution blocks until result becomes visible

Problem: Conflict of operands between instructions

Example: Need result of previous instruction

• Result written in Writeback stage \bigstar Execution blocks until result becomes visible

How can we avoid the problem?

Computer Architecture – Chapter 3 – CPU Pipelining

Prof. Dr.-Ing. Stefan Wallentowitz – Department 07 – Munich University of Applied Sciences

Computer Architecture – Chapter 3 – CPU Pipelining

Instruction stream is sequentially stored in memory

Computer Architecture – Chapter 3 – CPU Pipelining

Instruction stream is sequentially stored in memory

But:

Computer Architecture – Chapter 3 – CPU Pipelining

Instruction stream is sequentially stored in memory

But:

• Can we reorder instructions?

Instruction stream is sequentially stored in memory

But:

- Can we reorder instructions?
- Can instructions be executed in parallel?

Instruction stream is sequentially stored in memory

But:

- Can we reorder instructions?
- Can instructions be executed in parallel?

Foundation of a large number of optimizations in computer architecture

Instruction stream is sequentially stored in memory

But:

- Can we reorder instructions?
- Can instructions be executed in parallel?

Foundation of a large number of optimizations in computer architecture

xor x10, x1, x2 slli x11, x10, 2 add x3, x7, x8 sll x9, x7, x10

Computer Architecture – Chapter 3 – CPU Pipelining

Instruction stream is sequentially stored in memory

But:

- Can we reorder instructions?
- Can instructions be executed in parallel?

Foundation of a large number of optimizations in computer architecture

Computer Architecture – Chapter 3 – CPU Pipelining

Instruction stream is sequentially stored in memory

But:

- Can we reorder instructions?
- Can instructions be executed in parallel?

Foundation of a large number of optimizations in computer architecture

Why not execute in any order?

Computer Architecture – Chapter 3 – CPU Pipelining

Instruction stream is sequentially stored in memory

But:

- Can we reorder instructions?
- Can instructions be executed in parallel?

Foundation of a large number of optimizations in computer architecture

Why not execute in any order?

Computer Architecture – Chapter 3 – CPU Pipelining

Instruction stream is sequentially stored in memory

But:

- Can we reorder instructions?
- Can instructions be executed in parallel?

Foundation of a large number of optimizations in computer architecture

Why not execute in any order?

Computer Architecture – Chapter 3 – CPU Pipelining

Instruction stream is sequentially stored in memory

But:

- Can we reorder instructions?
- Can instructions be executed in parallel?

Foundation of a large number of optimizations in computer architecture

0	x or $(x10, x1, x2$
1	slli x11, x10, 2
2	add x3, x7, x8
3	sll x9, x7, x10

Why not execute in any order?

Computer Architecture – Chapter 3 – CPU Pipelining

Instruction stream is sequentially stored in memory

But:

- Can we reorder instructions?
- Can instructions be executed in parallel?

Foundation of a large number of optimizations in computer architecture

Why not execute in any order?

Computer Architecture – Chapter 3 – CPU Pipelining

Computer Architecture – Chapter 3 – CPU Pipelining

Reorder instruction so that the data hazard is resolved

Reorder instruction so that the data hazard is resolved

Reorder instruction so that the data hazard is resolved

Reorder instruction so that the data hazard is resolved

Reorder instruction so that the data hazard is resolved

Reorder instruction so that the data hazard is resolved

Reorder instruction so that the data hazard is resolved

Reorder instruction so that the data hazard is resolved

Reorder instruction so that the data hazard is resolved

Reorder instruction so that the data hazard is resolved

Reordering limited, especially with "deeper" (more stages) pipelines

Computer Architecture – Chapter 3 – CPU Pipelining

Prof. Dr.-Ing. Stefan Wallentowitz – Department 07 – Munich University of Applied Sciences 16 Observersion 16

Computer Architecture – Chapter 3 – CPU Pipelining

Reordering instructions has limitations

Computer Architecture – Chapter 3 – CPU Pipelining

Prof. Dr.-Ing. Stefan Wallentowitz – Department 07 – Munich University of Applied Sciences 17 Decamber 17 Observersion 17

Reordering instructions has limitations

Pipeline Forwarding: Make result available to earlier stages before writeback

Reordering instructions has limitations

Pipeline Forwarding: Make result available to earlier stages before writeback

Reordering instructions has limitations

Pipeline Forwarding: Make result available to earlier stages before writeback

Reordering instructions has limitations

Pipeline Forwarding: Make result available to earlier stages before writeback

Reordering instructions has limitations

Pipeline Forwarding: Make result available to earlier stages before writeback

Reordering instructions has limitations

Pipeline Forwarding: Make result available to earlier stages before writeback

Reordering instructions has limitations

Pipeline Forwarding: Make result available to earlier stages before writeback

Reordering instructions has limitations

Pipeline Forwarding: Make result available to earlier stages before writeback

Reordering instructions has limitations

Pipeline Forwarding: Make result available to earlier stages before writeback

Data Hazard (continued)

Computer Architecture – Chapter 3 – CPU Pipelining

Prof. Dr.-Ing. Stefan Wallentowitz – Department 07 – Munich University of Applied Sciences 19 Observersion 19

Data Hazard (continued)

Are we fine now?

lw x4, 8(x2) addi x5, x4, 3 sll x6, x4, x5 andi x5, x6, 3 sw $x5, 4(x2)$

Data Hazard (continued)

Are we fine now?

lw x4, 8(x2) addi x5, x4, 3 sll x6, x4, x5 andi x5, x6, 3 sw $x5, 4(x2)$

There are other data dependencies

Computer Architecture – Chapter 3 – CPU Pipelining

Prof. Dr.-Ing. Stefan Wallentowitz – Department 07 – Munich University of Applied Sciences 19 Observersion 19 Observersive 19

Computer Architecture – Chapter 3 – CPU Pipelining

Prof. Dr.-Ing. Stefan Wallentowitz – Department 07 – Munich University of Applied Sciences

Compiler generates intermediate representation: instructions from code, variables as symbols

Computer Architecture – Chapter 3 – CPU Pipelining

Prof. Dr.-Ing. Stefan Wallentowitz – Department 07 – Munich University of Applied Sciences

Compiler generates intermediate representation: instructions from code, variables as symbols

Example: Static Single Assignment Form (versions of variables)

```
int f(int *a, int b) {
 return a[0]+a[1]+a[2]-b;
}
```


Compiler generates intermediate representation: instructions from code, variables as symbols

Example: Static Single Assignment Form (versions of variables)

```
int f(int *a, int b) {
  return a[0]+a[1]+a[2]-b;
}
                                         define i32 @f(i32* %0, i32 %1) #0 {
                                          \%3 = load i32, i32* \%0, align 4
                                          \%4 = getelementptr inbounds i32, i32* \%0, i64 1
                                          %5 = load i32, i32* %4, align 4
                                          %6 = getelementptr inbounds i32, i32* %0, i64 2
                                          \%7 = load i32, i32* %6, align 4
                                          \%8 = \text{sub} i32 \%3, \%1\%9 = add i32 \%8, \%5%10 = add i32 %9, %7ret i32 %10
                                         }
```


Compiler generates intermediate representation: instructions from code, variables as symbols

Example: Static Single Assignment Form (versions of variables)

```
int f(int *a, int b) {
  return a[0]+a[1]+a[2]-b;
}
                                         define i32 @f(i32* %0, i32 %1) #0 {
                                           \%3 = load i32, i32* \%0, align 4
                                           \%4 = getelementptr inbounds i32, i32* \%0, i64 1
                                           %5 = load i32, i32* %4, align 4
                                           %6 = getelementptr inbounds i32, i32* %0, i64 2
                                           \%7 = load i32, i32* %6, align 4
                                           \%8 = \text{sub} i32 \%3, \%1\%9 = add i32 \%8, \%5\%10 = add i32 \%9, \%7ret i32 %10
                                         }
```
At this point we only have the data dependencies from above

Computer Architecture – Chapter 3 – CPU Pipelining

Prof. Dr.-Ing. Stefan Wallentowitz – Department 07 – Munich University of Applied Sciences

Background: Register Allocation


```
define i32 @f(i32* %0, i32 %1) #0 {
 \%3 = load i32, i32* \%0, align 4
 \%4 = getelementptr inbounds i32, i32* \%0, i64 1
 %5 = load i32, i32* %4, align 4
 %6 = getelementptr inbounds i32, i32* %0, i64 2
 \%7 = load i32, i32* %6, align 4
 \%8 = \text{sub} i32 \%3, \%1\%9 = add i32 \%8, \%5\%10 = add i32 \%9, \%7ret i32 %10
}
                                                            f:
                                                               lw a2, 0(a0)lw a3, 4(a0)\frac{1}{w} a0, 8(a0)sub a1, a2, a1
                                                               add a1, a1, a3
                                                               addw a0, a0, a1ret
```
Problem: Registers are scarce (RISC-V 31, minus ABI registers)

Computer Architecture – Chapter 3 – CPU Pipelining

Prof. Dr.-Ing. Stefan Wallentowitz – Department 07 – Munich University of Applied Sciences 21 ©bbs 21 ©bs 21 ©

Background: Register Allocation

Compiler generates machine code, unbound number of symbols must be mapped to registers

Problem: Registers are scarce (RISC-V 31, minus ABI registers)

Computer Architecture – Chapter 3 – CPU Pipelining

Prof. Dr.-Ing. Stefan Wallentowitz - Department 07 - Munich University of Applied Sciences

Computer Architecture – Chapter 3 – CPU Pipelining

Prof. Dr.-Ing. Stefan Wallentowitz - Department 07 - Munich University of Applied Sciences

Limited availability of registers forces compiler to reuse registers, limits CPU optimizations

Computer Architecture – Chapter 3 – CPU Pipelining

Prof. Dr.-Ing. Stefan Wallentowitz – Department 07 – Munich University of Applied Sciences

Limited availability of registers forces compiler to reuse registers, limits CPU optimizations

Read-After-Write dependency, also True Dependency

Limited availability of registers forces compiler to reuse registers, limits CPU optimizations

Read-After-Write dependency, also True Dependency

• Dependency from before

Limited availability of registers forces compiler to reuse registers, limits CPU optimizations

Read-After-Write dependency, also True Dependency

- Dependency from before
- Mostly eliminated by forwarding

Computer Architecture – Chapter 3 – CPU Pipelining

Data Hazards

Limited availability of registers forces compiler to reuse registers, limits CPU optimizations

Read-After-Write dependency, also True Dependency

- Dependency from before
- Mostly eliminated by forwarding

Write-After-Read, also Anti-Dependency

add $(x3, x1, 3)$

slli x4, $x2(x)$

Limited availability of registers forces compiler to reuse registers, limits CPU optimizations

Read-After-Write dependency, also True Dependency

- Dependency from before
- Mostly eliminated by forwarding

Write-After-Read, also Anti-Dependency

• Register is used for another symbol versions

add $\left(x3, x1, 3 \right)$

Limited availability of registers forces compiler to reuse registers, limits CPU optimizations

Read-After-Write dependency, also True Dependency

- Dependency from before
- Mostly eliminated by forwarding

Write-After-Read, also Anti-Dependency

- Register is used for another symbol versions
- Reordering would eliminate the required value

slli x4,

Limited availability of registers forces compiler to reuse registers, limits CPU optimizations

Read-After-Write dependency, also True Dependency

- Dependency from before
- Mostly eliminated by forwarding

Write-After-Read, also Anti-Dependency

- Register is used for another symbol versions
- Reordering would eliminate the required value

Write-After-Write, also Output Dependency

add $\left(x3, x1, 3 \right)$

Limited availability of registers forces compiler to reuse registers, limits CPU optimizations

Read-After-Write dependency, also True Dependency

- Dependency from before
- Mostly eliminated by forwarding

Write-After-Read, also Anti-Dependency

- Register is used for another symbol versions
- Reordering would eliminate the required value

Write-After-Write, also Output Dependency

• Register is used for another symbol versions

Limited availability of registers forces compiler to reuse registers, limits CPU optimizations

Read-After-Write dependency, also True Dependency

- Dependency from before
- Mostly eliminated by forwarding

Write-After-Read, also Anti-Dependency

- Register is used for another symbol versions
- Reordering would eliminate the required value

Write-After-Write, also Output Dependency

- Register is used for another symbol versions
- Reordering would switch values

Limited availability of registers forces compiler to reuse registers, limits CPU optimizations

Read-After-Write dependency, also True Dependency

- Dependency from before
- Mostly eliminated by forwarding

Write-After-Read, also Anti-Dependency

- Register is used for another symbol versions
- Reordering would eliminate the required value

Write-After-Write, also Output Dependency

- Register is used for another symbol versions
- Reordering would switch values

Read-after-Read is not a hazard

add $\left(x3, x1, 3 \right)$

 s lli $x4$,

Computer Architecture – Chapter 3 – CPU Pipelining

Prof. Dr.-Ing. Stefan Wallentowitz – Department 07 – Munich University of Applied Sciences 23 Department 07 – Munich University of Applied Sciences

Data flow graph can be used to identify instruction level parallelism

Computer Architecture – Chapter 3 – CPU Pipelining

Prof. Dr.-Ing. Stefan Wallentowitz – Department 07 – Munich University of Applied Sciences

Data flow graph can be used to identify instruction level parallelism

Graph of data dependencies

Data flow graph can be used to identify instruction level parallelism

Graph of data dependencies

• Each instruction is a vertex

Data flow graph can be used to identify instruction level parallelism

Graph of data dependencies

- Each instruction is a vertex
- Each dependency is an edge

Data flow graph can be used to identify instruction level parallelism

Graph of data dependencies

- Each instruction is a vertex
- Each dependency is an edge

Data flow graph can be used to identify instruction level parallelism

Graph of data dependencies

- Each instruction is a vertex
- Each dependency is an edge

Data flow graph can be used to identify instruction level parallelism

Graph of data dependencies

- Each instruction is a vertex
- Each dependency is an edge

Computer Architecture – Chapter 3 – CPU Pipelining

Data flow graph can be used to identify instruction level parallelism

Graph of data dependencies

- Each instruction is a vertex
- Each dependency is an edge

Computer Architecture – Chapter 3 – CPU Pipelining

Data flow graph can be used to identify instruction level parallelism

Graph of data dependencies

- Each instruction is a vertex
- Each dependency is an edge

Computer Architecture – Chapter 3 – CPU Pipelining

Data flow graph can be used to identify instruction level parallelism

Graph of data dependencies

- Each instruction is a vertex
- Each dependency is an edge

Computer Architecture – Chapter 3 – CPU Pipelining

Data flow graph can be used to identify instruction level parallelism

Graph of data dependencies

- Each instruction is a vertex
- Each dependency is an edge

Computer Architecture – Chapter 3 – CPU Pipelining

Data flow graph can be used to identify instruction level parallelism

Graph of data dependencies

- Each instruction is a vertex
- Each dependency is an edge

Computer Architecture – Chapter 3 – CPU Pipelining

Computer Architecture – Chapter 3 – CPU Pipelining

So far: data dependencies, instructions are sequential

Computer Architecture – Chapter 3 – CPU Pipelining

So far: data dependencies, instructions are sequential

But they are not sequential:

So far: data dependencies, instructions are sequential

But they are not sequential:

• Branch: Two possible "paths" in control flow

So far: data dependencies, instructions are sequential

But they are not sequential:

- Branch: Two possible "paths" in control flow
- Which instruction to fetch next?

So far: data dependencies, instructions are sequential

But they are not sequential:

- Branch: Two possible "paths" in control flow
- Which instruction to fetch next?
- Decision depends on EX stage

So far: data dependencies, instructions are sequential

But they are not sequential:

• Branch: Two possible "paths" in control flow

 \blacksquare

- Which instruction to fetch next?
- Decision depends on EX stage

```
beq x10, x1, -16
```


So far: data dependencies, instructions are sequential

But they are not sequential:

• Branch: Two possible "paths" in control flow

- Which instruction to fetch next?
- Decision depends on EX stage

$$
\text{beg x10, x1, -16} \quad \text{FE}
$$

Computer Architecture – Chapter 3 – CPU Pipelining

So far: data dependencies, instructions are sequential

But they are not sequential:

- Branch: Two possible "paths" in control flow
- Which instruction to fetch next?
- Decision depends on EX stage

beq x10, x1, -16 FE DE

So far: data dependencies, instructions are sequential

But they are not sequential:

- Branch: Two possible "paths" in control flow
- Which instruction to fetch next?
- Decision depends on EX stage

beq x10, x1, -16 FE DE EX

So far: data dependencies, instructions are sequential

But they are not sequential:

- Branch: Two possible "paths" in control flow
- Which instruction to fetch next?
- Decision depends on EX stage

So far: data dependencies, instructions are sequential

But they are not sequential:

- Branch: Two possible "paths" in control flow
- Which instruction to fetch next?
- Decision depends on EX stage

Computer Architecture – Chapter 3 – CPU Pipelining

Computer Architecture – Chapter 3 – CPU Pipelining

Recap: IPC of 1 is ideal

Computer Architecture – Chapter 3 – CPU Pipelining

Recap: IPC of 1 is ideal

RAW: Fundamental impact

Computer Architecture – Chapter 3 – CPU Pipelining

Recap: IPC of 1 is ideal

RAW: Fundamental impact

• Example: Every fourth instruction depends on result, penalty: 2 cycles

 $CPI =$

Recap: IPC of 1 is ideal

RAW: Fundamental impact

• Example: Every fourth instruction depends on result, penalty: 2 cycles

 $CPI = 1$

Recap: IPC of 1 is ideal

RAW: Fundamental impact

• Example: Every fourth instruction depends on result, penalty: 2 cycles

$$
\mathsf{CPI} = 1 + \frac{1}{4}
$$

Recap: IPC of 1 is ideal

RAW: Fundamental impact

• Example: Every fourth instruction depends on result, penalty: 2 cycles

$$
\text{CPI} = 1 + \frac{1}{4} \cdot 2
$$

Recap: IPC of 1 is ideal

RAW: Fundamental impact

• Example: Every fourth instruction depends on result, penalty: 2 cycles

$$
\mathsf{CPI} = 1 + \frac{1}{4} \cdot 2 \Rightarrow \mathsf{IPC} =
$$

Recap: IPC of 1 is ideal

RAW: Fundamental impact

• Example: Every fourth instruction depends on result, penalty: 2 cycles

$$
\mathsf{CPI} = 1 + \frac{1}{4} \cdot 2 \Rightarrow \mathsf{IPC} = \frac{1}{\mathsf{CPI}}
$$

Recap: IPC of 1 is ideal

RAW: Fundamental impact

• Example: Every fourth instruction depends on result, penalty: 2 cycles

$$
CPI = 1 + \frac{1}{4} \cdot 2 \Rightarrow IPC = \frac{1}{CPI} = \frac{1}{1 + \frac{1}{4} \cdot 2}
$$

Recap: IPC of 1 is ideal

RAW: Fundamental impact

• Example: Every fourth instruction depends on result, penalty: 2 cycles

$$
CPI = 1 + \frac{1}{4} \cdot 2 \Rightarrow IPC = \frac{1}{CPI} = \frac{1}{1 + \frac{1}{4} \cdot 2} = \frac{2}{3}
$$

Recap: IPC of 1 is ideal

RAW: Fundamental impact

• Example: Every fourth instruction depends on result, penalty: 2 cycles

$$
CPI = 1 + \frac{1}{4} \cdot 2 \Rightarrow IPC = \frac{1}{CPI} = \frac{1}{1 + \frac{1}{4} \cdot 2} = \frac{2}{3}
$$

• Nearly entirely solved by forwarding

Recap: IPC of 1 is ideal

RAW: Fundamental impact

• Example: Every fourth instruction depends on result, penalty: 2 cycles

$$
CPI = 1 + \frac{1}{4} \cdot 2 \Rightarrow IPC = \frac{1}{CPI} = \frac{1}{1 + \frac{1}{4} \cdot 2} = \frac{2}{3}
$$

• Nearly entirely solved by forwarding

WAW and WAR: Result from register allocation

Computer Architecture – Chapter 3 – CPU Pipelining

Recap: IPC of 1 is ideal

RAW: Fundamental impact

• Example: Every fourth instruction depends on result, penalty: 2 cycles

$$
CPI = 1 + \frac{1}{4} \cdot 2 \Rightarrow \text{PC} = \frac{1}{CPI} = \frac{1}{1 + \frac{1}{4} \cdot 2} = \frac{2}{3}
$$

• Nearly entirely solved by forwarding

WAW and WAR: Result from register allocation

• For simple pipeline they are not important, but limit optimizations (see part 4)

Recap: IPC of 1 is ideal

RAW: Fundamental impact

• Example: Every fourth instruction depends on result, penalty: 2 cycles

$$
CPI = 1 + \frac{1}{4} \cdot 2 \Rightarrow IPC = \frac{1}{CPI} = \frac{1}{1 + \frac{1}{4} \cdot 2} = \frac{2}{3}
$$

• Nearly entirely solved by forwarding

WAW and WAR: Result from register allocation

• For simple pipeline they are not important, but limit optimizations (see part 4)

Control Hazards: Many branches, impact considerably height

Recap: IPC of 1 is ideal

RAW: Fundamental impact

• Example: Every fourth instruction depends on result, penalty: 2 cycles

$$
CPI = 1 + \frac{1}{4} \cdot 2 \Rightarrow IPC = \frac{1}{CPI} = \frac{1}{1 + \frac{1}{4} \cdot 2} = \frac{2}{3}
$$

• Nearly entirely solved by forwarding

WAW and WAR: Result from register allocation

• For simple pipeline they are not important, but limit optimizations (see part 4)

Control Hazards: Many branches, impact considerably height

• Waiting for decision is penalty, can we guess it? (remain of this part)

Computer Architecture – Chapter 3 – CPU Pipelining

Computer Architecture – Chapter 3 – CPU Pipelining

Goal: Bring IPC up (near to one or even above)

Computer Architecture – Chapter 3 – CPU Pipelining

Goal: Bring IPC up (near to one or even above)

Speculative Execution

Computer Architecture – Chapter 3 – CPU Pipelining

Goal: Bring IPC up (near to one or even above)

Speculative Execution

• Branch prediction: Reduce the impact of branch decisions

Goal: Bring IPC up (near to one or even above)

Speculative Execution

- Branch prediction: Reduce the impact of branch decisions
- Other kinds of speculation: Address, data, ...

Goal: Bring IPC up (near to one or even above)

Speculative Execution

- Branch prediction: Reduce the impact of branch decisions
- Other kinds of speculation: Address, data, ...

Parallelism

Goal: Bring IPC up (near to one or even above)

Speculative Execution

- Branch prediction: Reduce the impact of branch decisions
- Other kinds of speculation: Address, data, ...

Parallelism

• Instruction Level Parallelism (ILP)

Goal: Bring IPC up (near to one or even above)

Speculative Execution

- Branch prediction: Reduce the impact of branch decisions
- Other kinds of speculation: Address, data, ...

Parallelism

- Instruction Level Parallelism (ILP)
	- \blacktriangleright Pipelining

Goal: Bring IPC up (near to one or even above)

Speculative Execution

- Branch prediction: Reduce the impact of branch decisions
- Other kinds of speculation: Address, data, ...

Parallelism

- Instruction Level Parallelism (ILP)
	- \blacktriangleright Pipelining
	- In Superscalar execution, out-of-order execution (lecture part 4)

Goal: Bring IPC up (near to one or even above)

Speculative Execution

- Branch prediction: Reduce the impact of branch decisions
- Other kinds of speculation: Address, data, ...

Parallelism

- Instruction Level Parallelism (ILP)
	- \blacktriangleright Pipelining
	- ▶ Superscalar execution, out-of-order execution (lecture part 4)
- Data parallelism

Goal: Bring IPC up (near to one or even above)

Speculative Execution

- Branch prediction: Reduce the impact of branch decisions
- Other kinds of speculation: Address, data, ...

Parallelism

- Instruction Level Parallelism (ILP)
	- \blacktriangleright Pipelining
	- ▶ Superscalar execution, out-of-order execution (lecture part 4)
- Data parallelism
	- \triangleright Data vectors, single instruction multiple data

Goal: Bring IPC up (near to one or even above)

Speculative Execution

- Branch prediction: Reduce the impact of branch decisions
- Other kinds of speculation: Address, data, ...

Parallelism

- Instruction Level Parallelism (ILP)
	- \blacktriangleright Pipelining
	- ▶ Superscalar execution, out-of-order execution (lecture part 4)
- Data parallelism
	- \triangleright Data vectors, single instruction multiple data
- Thread parallelism

Goal: Bring IPC up (near to one or even above)

Speculative Execution

- Branch prediction: Reduce the impact of branch decisions
- Other kinds of speculation: Address, data, ...

Parallelism

- Instruction Level Parallelism (ILP)
	- \blacktriangleright Pipelining
	- In Superscalar execution, out-of-order execution (lecture part 4)
- Data parallelism
	- \triangleright Data vectors, single instruction multiple data
- Thread parallelism
	- Execution of multiple different instruction streams

Computer Architecture – Chapter 3 – CPU Pipelining

Prof. Dr.-Ing. Stefan Wallentowitz – Department 07 – Munich University of Applied Sciences 27

Branches are problematic for pipelining

Computer Architecture – Chapter 3 – CPU Pipelining

Prof. Dr.-Ing. Stefan Wallentowitz – Department 07 – Munich University of Applied Sciences 27

Branches are problematic for pipelining

• Decision delayed until EX stage

Branches are problematic for pipelining

- Decision delayed until EX stage
- Stall pipeline until decision made \rightarrow IPC goes down

Branches are problematic for pipelining

- Decision delayed until EX stage
- Stall pipeline until decision made \rightarrow IPC goes down

Branch predition:

Branches are problematic for pipelining

- Decision delayed until EX stage
- Stall pipeline until decision made \rightarrow IPC goes down

Branch predition:

• Execute one of the paths speculatively

Branches are problematic for pipelining

- Decision delayed until EX stage
- Stall pipeline until decision made \rightarrow IPC goes down

Branch predition:

- Execute one of the paths speculatively
- Withdraw execution if decision is different to speculation

Branches are problematic for pipelining

- Decision delayed until EX stage
- Stall pipeline until decision made \rightarrow IPC goes down

Branch predition:

- Execute one of the paths speculatively
- Withdraw execution if decision is different to speculation

Impact on IPC:

Branches are problematic for pipelining

- Decision delayed until EX stage
- Stall pipeline until decision made \rightarrow IPC goes down

Branch predition:

- Execute one of the paths *speculatively*
- Withdraw execution if decision is different to speculation

Impact on IPC:

• IPC $=1$ if we always select the right path

Branches are problematic for pipelining

- Decision delayed until EX stage
- Stall pipeline until decision made \rightarrow IPC goes down

Branch predition:

- Execute one of the paths speculatively
- Withdraw execution if decision is different to speculation

Impact on IPC:

- IPC $=1$ if we always select the right path
- \bullet IPC<1 if we select wrong path, misprediction penalty

Branches are problematic for pipelining

- Decision delayed until EX stage
- Stall pipeline until decision made \rightarrow IPC goes down

Branch predition:

- Execute one of the paths speculatively
- Withdraw execution if decision is different to speculation

Impact on IPC:

- IPC $=1$ if we always select the right path
- IPC $<$ 1 if we select wrong path, misprediction penalty

Problem: Which path to predict?

Computer Architecture – Chapter 3 – CPU Pipelining

Prof. Dr.-Ing. Stefan Wallentowitz - Department 07 - Munich University of Applied Sciences

Parameters

Computer Architecture – Chapter 3 – CPU Pipelining

Prof. Dr.-Ing. Stefan Wallentowitz - Department 07 - Munich University of Applied Sciences

Parameters

 \bullet b: Branch rate (relative number of branch instructions)

Computer Architecture – Chapter 3 – CPU Pipelining

Prof. Dr.-Ing. Stefan Wallentowitz – Department 07 – Munich University of Applied Sciences

Parameters

- \bullet b: Branch rate (relative number of branch instructions)
- m : Misprediction rate (how many of branches are wrongly predicted)

Parameters

- b: Branch rate (relative number of branch instructions)
- m : Misprediction rate (how many of branches are wrongly predicted)
- p : Penalty for mispredicts (extra cycles to flush pipeline)

Parameters

- b: Branch rate (relative number of branch instructions)
- m : Misprediction rate (how many of branches are wrongly predicted)
- p : Penalty for mispredicts (extra cycles to flush pipeline)

 $IPC =$

Parameters

- b: Branch rate (relative number of branch instructions)
- m : Misprediction rate (how many of branches are wrongly predicted)
- p : Penalty for mispredicts (extra cycles to flush pipeline)

Parameters

- b: Branch rate (relative number of branch instructions)
- m : Misprediction rate (how many of branches are wrongly predicted)
- p : Penalty for mispredicts (extra cycles to flush pipeline)

Parameters

- b: Branch rate (relative number of branch instructions)
- m : Misprediction rate (how many of branches are wrongly predicted)
- p : Penalty for mispredicts (extra cycles to flush pipeline)

$$
\mathsf{IPC} = \frac{1}{1+b}
$$

Parameters

- b: Branch rate (relative number of branch instructions)
- m : Misprediction rate (how many of branches are wrongly predicted)
- p : Penalty for mispredicts (extra cycles to flush pipeline)

$$
\text{IPC} = \frac{1}{1 + b \cdot m}
$$

Parameters

- b: Branch rate (relative number of branch instructions)
- m : Misprediction rate (how many of branches are wrongly predicted)
- p : Penalty for mispredicts (extra cycles to flush pipeline)

$$
\mathsf{IPC} = \frac{1}{1 + b \cdot m \cdot p}
$$

Parameters

- b: Branch rate (relative number of branch instructions)
- m : Misprediction rate (how many of branches are wrongly predicted)
- \bullet p : Penalty for mispredicts (extra cycles to flush pipeline)

Computer Architecture – Chapter 3 – CPU Pipelining

Prof. Dr.-Ing. Stefan Wallentowitz - Department 07 - Munich University of Applied Sciences

Computer Architecture – Chapter 3 – CPU Pipelining

Prof. Dr.-Ing. Stefan Wallentowitz - Department 07 - Munich University of Applied Sciences 29 Observersion 200

Avoid Branches

Replace branch instructions with other instructions

Avoid Branches

Replace branch instructions with other instructions

Predict Branches

Avoid Branches

Replace branch instructions with other instructions

Predict Branches

• The deeper the pipeline, the more expensive (lower IPC) mispredicts become

Avoid Branches

Replace branch instructions with other instructions

Predict Branches

- The deeper the pipeline, the more expensive (lower IPC) mispredicts become
- Increasing the rate of correct predictions has significant impact

Avoid Branches

Replace branch instructions with other instructions

Predict Branches

- The deeper the pipeline, the more expensive (lower IPC) mispredicts become
- Increasing the rate of correct predictions has significant impact
- Two types of branch prediction

Avoid Branches

Replace branch instructions with other instructions

Predict Branches

- The deeper the pipeline, the more expensive (lower IPC) mispredicts become
- Increasing the rate of correct predictions has significant impact
- Two types of branch prediction
	- \triangleright Static branch prediction: Only use information at hand

Avoid Branches

Replace branch instructions with other instructions

Predict Branches

- The deeper the pipeline, the more expensive (lower IPC) mispredicts become
- Increasing the rate of correct predictions has significant impact
- Two types of branch prediction
	- \triangleright Static branch prediction: Only use information at hand
	- Dynamich branch prediction: Keep book about previous decisions

Computer Architecture – Chapter 3 – CPU Pipelining

Conditional instructions

Computer Architecture – Chapter 3 – CPU Pipelining

Conditional instructions

• Instructions that are only executed based on flag, see part 2

Conditional instructions

- Instructions that are only executed based on flag, see part 2
- Not in RISC-V, example ARM:

cmp r1, r2 subgt r1, r1, r2

Conditional instructions

- Instructions that are only executed based on flag, see part 2
- Not in RISC-V, example ARM:

cmp r1, r2 subgt r1, r1, r2

Modify code, example loop unrolling

Conditional instructions

- Instructions that are only executed based on flag, see part 2
- Not in RISC-V, example ARM:

cmp r1, r2 subgt r1, r1, r2

Modify code, example loop unrolling

• Rewrite loops in repeating code sequences

Conditional instructions

- Instructions that are only executed based on flag, see part 2
- Not in RISC-V, example ARM:

cmp r1, r2 subgt r1, r1, r2

Modify code, example loop unrolling

- Rewrite loops in repeating code sequences
- Reduces number of branches, but increases code size

Conditional instructions

- Instructions that are only executed based on flag, see part 2
- Not in RISC-V, example ARM:

cmp r1, r2 subgt r1, r1, r2

Modify code, example loop unrolling

- Rewrite loops in repeating code sequences
- Reduces number of branches, but increases code size
- This is most often done by the compiler (inner loops, few iterations)

Loop Unrolling

Computer Architecture – Chapter 3 – CPU Pipelining

Loop Unrolling

Example: 3 nested loops for (int $i=0$; $i<3$; $i++$) for (int $j=0$; $j<3$; $j++)$ for (int $k=0$; $k<3$; $k++$) $Z[i][j]$ += $X[i][k]$ * $Y[k][j];$

Computer Architecture – Chapter 3 – CPU Pipelining

Loop Unrolling


```
Example: 3 nested loops
for (int i=0; i<3; i++)
  for (int j=0; j<3; j++)for (int k=0; k<3; k++)
        Z[i][j] += X[i][k] * Y[k][j];
```

```
Loop unrolling of most inner loop:
for (int i=0; i<3; i++)
  for (int j=0; j<3; j++)Z[i][j] += X[i][0] * X[0][j] + X[i][1] * X[0][1]+ X[i][2] * X[2][j];
```


Computer Architecture – Chapter 3 – CPU Pipelining

Predict if branch is taken or not solely based on the instruction

Computer Architecture – Chapter 3 – CPU Pipelining

Predict if branch is taken or not solely based on the instruction

User-controlled

Predict if branch is taken or not solely based on the instruction

User-controlled

• Use a bit in opcode to indicate if branch is probable

Predict if branch is taken or not solely based on the instruction

User-controlled

- Use a bit in opcode to indicate if branch is probable
- Generally useful for loop counters

Predict if branch is taken or not solely based on the instruction

User-controlled

- Use a bit in opcode to indicate if branch is probable
- Generally useful for loop counters
- Examples in: PowerPC, Alpha, MMIX

Predict if branch is taken or not solely based on the instruction

User-controlled

- Use a bit in opcode to indicate if branch is probable
- Generally useful for loop counters
- Examples in: PowerPC, Alpha, MMIX
- Not in RISC-V: Coding space is too precious and the result is not better than what hardware-based branch prediction (remain of this part) can achieve

Predict if branch is taken or not solely based on the instruction

User-controlled

- Use a bit in opcode to indicate if branch is probable
- Generally useful for loop counters
- Examples in: PowerPC, Alpha, MMIX
- Not in RISC-V: Coding space is too precious and the result is not better than what hardware-based branch prediction (remain of this part) can achieve

Machine decision

Predict if branch is taken or not solely based on the instruction

User-controlled

- Use a bit in opcode to indicate if branch is probable
- Generally useful for loop counters
- Examples in: PowerPC, Alpha, MMIX
- Not in RISC-V: Coding space is too precious and the result is not better than what hardware-based branch prediction (remain of this part) can achieve

Machine decision

• Predict based on inspection of the instruction

Computer Architecture – Chapter 3 – CPU Pipelining

Observation: Probability of branch taken is 60-70%

Computer Architecture – Chapter 3 – CPU Pipelining

Observation: Probability of branch taken is 60-70%

Idea: Always predict the jump

Observation: Probability of branch taken is 60-70%

Idea: Always predict the jump

Assumptions:

Observation: Probability of branch taken is 60-70%

Idea: Always predict the jump

Assumptions:

• 20% of instructions are branches

Observation: Probability of branch taken is 60-70%

Idea: Always predict the jump

Assumptions:

- 20% of instructions are branches
- 70% of branches are taken

Observation: Probability of branch taken is 60-70%

Idea: Always predict the jump

Assumptions:

- 20% of instructions are branches
- 70% of branches are taken
- Misprediction penalty: 5 cycles (realistic for 11-15 stage pipeline)

Observation: Probability of branch taken is 60-70%

Idea: Always predict the jump

Assumptions:

- 20% of instructions are branches
- 70% of branches are taken
- Misprediction penalty: 5 cycles (realistic for 11-15 stage pipeline)

What is the IPC?

Observation: Probability of branch taken is 60-70%

Idea: Always predict the jump

Assumptions:

- 20% of instructions are branches
- 70% of branches are taken
- Misprediction penalty: 5 cycles (realistic for 11-15 stage pipeline)

What is the IPC?

$$
\text{IPC} = \frac{1}{1 + 0.2 \cdot (1 - 0.7) \cdot 5} = \frac{1}{1.3} = 0.77
$$

Computer Architecture – Chapter 3 – CPU Pipelining

Look closer at branches

Computer Architecture – Chapter 3 – CPU Pipelining

Look closer at branches

Observation: Differences by branch direction

Computer Architecture – Chapter 3 – CPU Pipelining

Look closer at branches

Observation: Differences by branch direction

Backward branch

Look closer at branches

Observation: Differences by branch direction

Backward branch

Computer Architecture – Chapter 3 – CPU Pipelining

Look closer at branches

Observation: Differences by branch direction

Look closer at branches

Observation: Differences by branch direction

Static Branch Prediction: Direction

Look closer at branches

Observation: Differences by branch direction

Static Branch Prediction: Direction

Look closer at branches

Observation: Differences by branch direction

Computer Architecture – Chapter 3 – CPU Pipelining

Computer Architecture – Chapter 3 – CPU Pipelining

Assumptions:

Computer Architecture – Chapter 3 – CPU Pipelining

Assumptions:

• 80% of branches are backwards branches

Assumptions:

- 80% of branches are backwards branches
- Branch taken 90%/50% for backward/forward branch

Assumptions:

- 80% of branches are backwards branches
- Branch taken 90%/50% for backward/forward branch

Impact on IPC:

 $CPI =$

Assumptions:

- 80% of branches are backwards branches
- Branch taken 90%/50% for backward/forward branch

Impact on IPC:

 $CPI = 1 +$

Assumptions:

- 80% of branches are backwards branches
- Branch taken 90%/50% for backward/forward branch

Impact on IPC:

 $CPI = 1 + 0.2$

Assumptions:

- 80% of branches are backwards branches
- Branch taken 90%/50% for backward/forward branch

Impact on IPC:

$$
CPI = 1 + 0.2 \cdot 0.8 \cdot (1 - 0.9)
$$

Assumptions:

- 80% of branches are backwards branches
- Branch taken 90%/50% for backward/forward branch

Impact on IPC:

$$
\mathsf{CPI} = 1 + 0.2 \cdot (0.8 \cdot (1 - 0.9) + 0.2 \cdot (1 - 0.5))
$$

Assumptions:

- 80% of branches are backwards branches
- Branch taken 90%/50% for backward/forward branch

Impact on IPC:

$$
\mathsf{CPI} = 1 + 0.2 \cdot (0.8 \cdot (1 - 0.9) + 0.2 \cdot (1 - 0.5)) \cdot 5
$$

Assumptions:

- 80% of branches are backwards branches
- Branch taken 90%/50% for backward/forward branch

Impact on IPC:

$$
\mathsf{CPI} = 1 + 0.2 \cdot (0.8 \cdot (1-0.9) + 0.2 \cdot (1-0.5)) \cdot 5 = 1,18
$$

Assumptions:

- 80% of branches are backwards branches
- Branch taken 90%/50% for backward/forward branch

Impact on IPC:

$$
\mathsf{CPI} = 1 + 0.2 \cdot (0.8 \cdot (1 - 0.9) + 0.2 \cdot (1 - 0.5)) \cdot 5 = 1,18
$$
\n
$$
\mathsf{IPC} = \frac{1}{\mathsf{CPI}} = 0,84
$$

Assumptions:

- 80% of branches are backwards branches
- Branch taken 90%/50% for backward/forward branch

Impact on IPC:

$$
CPI = 1 + 0.2 \cdot (0.8 \cdot (1 - 0.9) + 0.2 \cdot (1 - 0.5)) \cdot 5 = 1,18
$$
\n
$$
IPC = \frac{1}{CPI} = 0,84
$$
\n
$$
\frac{1}{\sqrt[3]{\frac{1}{2}} \cdot \frac{1}{\sqrt[3]{\frac{1}{2}}}} \cdot \frac{1}{\sqrt[3]{\frac{1}{2}} \cdot \frac{1}{\sqrt[3]{\frac{1}{2}}}}}
$$
\n
$$
1.0
$$
\n
$$
0.77 \qquad 0.84
$$
\n1.0

Computer Architecture – Chapter 3 – CPU Pipelining

Computer Architecture – Chapter 3 – CPU Pipelining

Observation: Static branch prediction works well, but not for forward branch

Computer Architecture – Chapter 3 – CPU Pipelining

Observation: Static branch prediction works well, but not for forward branch

Approach: Branch prediction depends on history

Observation: Static branch prediction works well, but not for forward branch

Approach: Branch prediction depends on *history*

Based on correlations

Observation: Static branch prediction works well, but not for forward branch

Approach: Branch prediction depends on history

Based on correlations

- Temporal correlation
	- If a branch was taken recently, it will probably be taken again (loops, etc.)

Observation: Static branch prediction works well, but not for forward branch

Approach: Branch prediction depends on history

Based on correlations

- Temporal correlation
	- If a branch was taken recently, it will probably be taken again (loops, etc.)
- Spatial correlation

Branches on an execution path will probably behave similarly with each execution of the path

Computer Architecture – Chapter 3 – CPU Pipelining

Idea: Consider last branch decision

Computer Architecture – Chapter 3 – CPU Pipelining

Idea: Consider last branch decision

1 bit counter/state machine

Computer Architecture – Chapter 3 – CPU Pipelining

Idea: Consider last branch decision

1 bit counter/state machine

Computer Architecture – Chapter 3 – CPU Pipelining

Idea: Consider last branch decision

1 bit counter/state machine

Computer Architecture – Chapter 3 – CPU Pipelining

Idea: Consider last branch decision

1 bit counter/state machine

Computer Architecture – Chapter 3 – CPU Pipelining

Idea: Consider last branch decision

1 bit counter/state machine

Predictor beqz x10, 24 0 [0x120] FE PC $[0 \times 124]$ slli x11, x10, 2 **FE** DE EX | | | | 0 DE | FE [0x128] add x11, x11, x8 EX MA DE <mark>FE DE | | |</mark> | | | $[0x12c]$ lw x12, $0(x11)$ EX DE FE 0 0

Predictor [0x120] beqz x10, 24 <mark>FE DE EX MA WB</mark> | | | 0 PC $[0 \times 124]$ slli x11, x10, 2 **FE** DE EX MA WB 1 DE | FE [0x128] add x11, x11, x8 EX MA WB DE | <mark>FE DE EX MA WB</mark> (0 $[0x12c]$ lw x12, $0(x11)$ EX MA WB DE <mark>FE DE EX MA WB</mark> 0 DE | EX

Predictor beqz x10, 24 <mark>FE DE EX MA WB</mark> | | | | 0 PC $[0 \times 120]$ begz $x10$, 24 FE $[0 \times 124]$ slli x11, x10, 2 **FE** DE EX MA WB FE [0x128] add x11, x11, x8 DE | <mark>FE DE EX MA WB</mark> (0 [$0x12c$] $1w x12$, $0(x11)$ EX MA WB DE <mark>FE DE EX MA WB</mark> 0 DE | EX ... $[0 \times 120]$ beqz $x10$, 24 **FE** DE [0x124] slli x11, x10, 2 DE <mark>FE</mark> | | | | | | | 0

 tor

tor

[0x120] beqz x10, 24 <mark>FE DE EX MA WB</mark> | | | 0 PC $[0x124]$ slli x11, x10, 2 FE DE EX MA WB 1 DE FE [0x128] add x11, x11, x8 EX MA WB DE <mark>FE DE EX MA WB</mark> (0 $[0x12c]$ lw x12, $0(x11)$ EX MA WB DE <mark>FE DE EX MA WB</mark> 0 EX DE EX WB ... $[0x120]$ begz $x10$, 24 FE DE EX MA WB $|$ $|$ $|$ $|$ 0 [0x124] slli x11, x10, 2 DE | <mark>FE DE</mark> | | | | | | | 0 [0x128] add x11, x11, x8 EX MA WB DE <mark>FE</mark> | | | | | | 0 [0x148] sll x9, x7, x10 1 FE EX MA WB

Predictor

Computer Architecture – Chapter 3 – CPU Pipelining

Computer Architecture – Chapter 3 – CPU Pipelining

Single bit to track all branches

Computer Architecture – Chapter 3 – CPU Pipelining

Single bit to track all branches

Problem: Multiple branches

Computer Architecture – Chapter 3 – CPU Pipelining

Single bit to track all branches

Problem: Multiple branches

• Nested loop, control structures, function calls

Computer Architecture – Chapter 3 – CPU Pipelining

Single bit to track all branches

Problem: Multiple branches

- Nested loop, control structures, function calls
- Share the same predictor and mispredicts

Single bit to track all branches

Problem: Multiple branches

- Nested loop, control structures, function calls
- Share the same predictor and mispredicts

Ideal solution: One predictor per branch

Single bit to track all branches

Problem: Multiple branches

- Nested loop, control structures, function calls
- Share the same predictor and mispredicts

Ideal solution: One predictor per branch

• No interference, exclusive resource

Single bit to track all branches

Problem: Multiple branches

- Nested loop, control structures, function calls
- Share the same predictor and mispredicts

Ideal solution: One predictor per branch

- No interference, exclusive resource
- **but**: Need as many predictors as potential branches

Computer Architecture – Chapter 3 – CPU Pipelining

Single bit to track all branches

Problem: Multiple branches

- Nested loop, control structures, function calls
- Share the same predictor and mispredicts

Ideal solution: One predictor per branch

- No interference, exclusive resource
- **but**: Need as many predictors as potential branches

Real solution: Use multiple predictors

Computer Architecture – Chapter 3 – CPU Pipelining

Selection of multiple predictors based on program counter

Computer Architecture – Chapter 3 – CPU Pipelining

Selection of multiple predictors based on program counter

Which portion of program counter?

 0×0 F00138 = 0000111100000000000000000100111000

Computer Architecture – Chapter 3 – CPU Pipelining

Selection of multiple predictors based on program counter

Which portion of program counter?

• Most significant bits are problematic: aliasing of adjacent branches

Computer Architecture – Chapter 3 – CPU Pipelining

Selection of multiple predictors based on program counter

Which portion of program counter?

- Most significant bits are problematic: aliasing of adjacent branches
- Least significant bits are problematic: 3 out of 4 predictors never addressed

Computer Architecture – Chapter 3 – CPU Pipelining

Selection of multiple predictors based on program counter

Which portion of program counter?

- Most significant bits are problematic: aliasing of adjacent branches
- Least significant bits are problematic: 3 out of 4 predictors never addressed
- Leat signigicant, *non-static* bits: adjacent branches map to different predictors

Computer Architecture – Chapter 3 – CPU Pipelining

Computer Architecture – Chapter 3 – CPU Pipelining

Observation: 85% accuracy

Computer Architecture – Chapter 3 – CPU Pipelining

Observation: 85% accuracy

 $CPI = 1 + 0.2 \cdot (1 - 0.85) \cdot 5 = 1.15$

Computer Architecture – Chapter 3 – CPU Pipelining

Observation: 85% accuracy

$$
CPI = 1 + 0.2 \cdot (1 - 0.85) \cdot 5 = 1.15
$$

$$
IPC = \frac{1}{CPI} = \frac{1}{1.15} = 0.87
$$

Computer Architecture – Chapter 3 – CPU Pipelining

Observation: 85% accuracy

$$
\mathsf{CPI} = 1 + 0.2 \cdot (1 - 0.85) \cdot 5 = 1.15
$$

$$
\text{IPC} = \frac{1}{\text{CPI}} = \frac{1}{1.15} = 0.87
$$

Computer Architecture – Chapter 3 – CPU Pipelining

Computer Architecture – Chapter 3 – CPU Pipelining

Consider branch taken over time for a particular branch $(1/0$ branch taken/not taken)

Computer Architecture – Chapter 3 – CPU Pipelining

Consider branch taken over time for a particular branch $(1/0$ branch taken/not taken)

Example: Inner loop

```
for (x = 1024; x > 0; x--)for (y = 4; y > 0; y--)do_something(x,y);
```
is compiled to:

```
li s0, 1024
xloop: li s1, 4
yloop: mv a0, s0
       mv a1, s1
       jal ra, do_something
       addi s1, s1, -1
       bnez s1, yloop
       addi s0, s0, -1bnez s0, xloop
```


Computer Architecture – Chapter 3 – CPU Pipelining

Consider branch taken over time for a particular branch $(1/0$ branch taken/not taken)

Example: Inner loop

• Branch decisions of y loop (take loop again): 111011101110...

```
for (x = 1024; x > 0; x--for (y = 4; y > 0; y--)do_something(x,y);
```
is compiled to:

```
li s0, 1024
xloop: li s1, 4
yloop: mv a0, s0
       mv a1, s1
       jal ra, do_something
       addi s1, s1, -1
       bnez s1, yloop
       addi s0, s0, -1
       bnez s0, xloop
```


Computer Architecture – Chapter 3 – CPU Pipelining

Consider branch taken over time for a particular branch $(1/0$ branch taken/not taken)

Example: Inner loop

- Branch decisions of y loop (take loop again): 111011101110...
- Predicted: 111101110111...

```
for (x = 1024; x > 0; x--for (y = 4; y > 0; y--)do_something(x,y);
```
is compiled to:

```
li s0, 1024
xloop: li s1, 4
yloop: mv a0, s0
       mv a1, s1
       jal ra, do_something
       addi s1, s1, -1
       bnez s1, yloop
       addi s0, s0, -1
       bnez s0, xloop
```
K ロ ▶ K 御 ▶ K 君 ▶ K 君 ▶

Computer Architecture – Chapter 3 – CPU Pipelining

Consider branch taken over time for a particular branch $(1/0$ branch taken/not taken)

Example: Inner loop

- Branch decisions of y loop (take loop again): 111011101110...
- Predicted: 111101110111...
- Mispredicts: 000110011001...

```
for (x = 1024; x > 0; x--)for (y = 4; y > 0; y--)do_something(x,y);
```
is compiled to:

```
li s0, 1024
xloop: li s1, 4
yloop: mv a0, s0
       mv a1, s1
       jal ra, do_something
       addi s1, s1, -1
       bnez s1, yloop
       addi s0, s0, -1
       bnez s0, xloop
```


Computer Architecture – Chapter 3 – CPU Pipelining

Consider branch taken over time for a particular branch $(1/0$ branch taken/not taken)

Example: Inner loop

- Branch decisions of y loop (take loop again): 111011101110...
- Predicted: 111101110111...
- Mispredicts: 000110011001...

Outliers lead to double mispredict

```
for (x = 1024; x > 0; x--)for (y = 4; y > 0; y--)do_something(x,y);
```
is compiled to:

```
li s0, 1024
xloop: li s1, 4
yloop: mv a0, s0
       mv a1, s1
       jal ra, do_something
       addi s1, s1, -1
       bnez s1, yloop
       addi s0, s0, -1
       bnez s0, xloop
```


Computer Architecture – Chapter 3 – CPU Pipelining
1-bit Predictor: Limitations

Consider branch taken over time for a particular branch $(1/0$ branch taken/not taken)

Example: Inner loop

- Branch decisions of y loop (take loop again): 111011101110...
- Predicted: 111101110111...
- Mispredicts: 000110011001...

Outliers lead to double mispredict

How can we suppress this behavior?

```
for (x = 1024; x > 0; x--)for (y = 4; y > 0; y--)do_something(x,y);
```
is compiled to:

```
li s0, 1024
xloop: li s1, 4
yloop: mv a0, s0
       mv a1, s1
       jal ra, do_something
       addi s1, s1, -1
       bnez s1, yloop
       addi s0, s0, -1
       bnez s0, xloop
```
K ロ ▶ K 御 ▶ K 唐 ▶

Computer Architecture – Chapter 3 – CPU Pipelining

Computer Architecture – Chapter 3 – CPU Pipelining

Approach: Make robust against "outliers" (filter)

Computer Architecture – Chapter 3 – CPU Pipelining

Approach: Make robust against "outliers" (filter)

• Saturating 2-bit counter

Computer Architecture – Chapter 3 – CPU Pipelining

Approach: Make robust against "outliers" (filter)

• Saturating 2-bit counter

Computer Architecture – Chapter 3 – CPU Pipelining

Approach: Make robust against "outliers" (filter)

• Saturating 2-bit counter

Computer Architecture – Chapter 3 – CPU Pipelining

Approach: Make robust against "outliers" (filter)

• Saturating 2-bit counter

Computer Architecture – Chapter 3 – CPU Pipelining

Approach: Make robust against "outliers" (filter)

• Saturating 2-bit counter

Computer Architecture – Chapter 3 – CPU Pipelining

Approach: Make robust against "outliers" (filter)

• Saturating 2-bit counter

Approach: Make robust against "outliers" (filter)

• Saturating 2-bit counter

Computer Architecture – Chapter 3 – CPU Pipelining

Approach: Make robust against "outliers" (filter)

• Saturating 2-bit counter

Computer Architecture – Chapter 3 – CPU Pipelining

Comparison to 1-bit predictor, example with nested loop

Comparison to 1-bit predictor, example with nested loop

Comparison to 1-bit predictor, example with nested loop

Comparison to 1-bit predictor, example with nested loop

Comparison to 1-bit predictor, example with nested loop

Comparison to 1-bit predictor, example with nested loop

Comparison to 1-bit predictor, example with nested loop

Comparison to 1-bit predictor, example with nested loop

Comparison to 1-bit predictor, example with nested loop

Comparison to 1-bit predictor, example with nested loop

Comparison to 1-bit predictor, example with nested loop

Comparison to 1-bit predictor, example with nested loop

Comparison to 1-bit predictor, example with nested loop

Comparison to 1-bit predictor, example with nested loop

Comparison to 1-bit predictor, example with nested loop

Comparison to 1-bit predictor, example with nested loop

Comparison to 1-bit predictor, example with nested loop

Comparison to 1-bit predictor, example with nested loop

Comparison to 1-bit predictor, example with nested loop

Comparison to 1-bit predictor, example with nested loop

Comparison to 1-bit predictor, example with nested loop

Comparison to 1-bit predictor, example with nested loop

Comparison to 1-bit predictor, example with nested loop

Comparison to 1-bit predictor, example with nested loop

Comparison to 1-bit predictor, example with nested loop

Comparison to 1-bit predictor, example with nested loop

Comparison to 1-bit predictor, example with nested loop

Comparison to 1-bit predictor, example with nested loop

Comparison to 1-bit predictor, example with nested loop

Branch taken? 1 1 1 0 1 1 1 0 1-bit state 0 1 1 1 0 1 1 1 0 predict $0\frac{1}{2}$ 1 1 1 $1\frac{1}{2}$ 0 1 1 1 $1\frac{1}{2}$ 2 -bit state 01 10 11 11 10 11 11 11 10 predict 0 1 1 1 1 1 1 1

Comparison to 1-bit predictor, example with nested loop

Branch taken? 1 1 1 0 1 1 1 0 1-bit state 0 1 1 1 0 1 1 1 0 predict 0 1 1 1 1 1 0 1 1 1 1 0 2 -bit state 01 10 11 11 10 11 11 11 10 predict 0 1 1 1 1 1 1 1 1

Comparison to 1-bit predictor, example with nested loop

Branch taken? 1 1 1 0 1 1 1 0 1 1-bit state 0 1 1 1 0 1 1 1 0 predict 0 1 1 1 1 1 0 1 1 1 1 0 2 -bit state 01 10 11 11 10 11 11 11 10 predict 0 1 1 1 1 1 1 1 1

Comparison to 1-bit predictor, example with nested loop

Branch taken? 1 1 1 0 1 1 1 0 1 1-bit state 0 1 1 1 0 1 1 1 0 predict $0\frac{1}{2}$ 1 1 $1\frac{1}{2}$ $0\frac{1}{2}$ 1 1 $1\frac{1}{2}$ $0\frac{1}{2}$ 2 -bit state 01 10 11 11 10 11 11 11 10 predict 0 1 1 1 1 1 1 1 1

Comparison to 1-bit predictor, example with nested loop

Branch taken? 1 1 1 0 1 1 1 0 1 1-bit state 0 predict $0\frac{1}{2}$ 1 1 $1\frac{1}{2}$ $0\frac{1}{2}$ 1 1 $1\frac{1}{2}$ $0\frac{1}{2}$ 2 -bit state 01 10 11 11 10 11 11 11 10 11 predict 0 1 1 1 1 1 1 1 1 $\begin{pmatrix} 1 \end{pmatrix}$ 1) $($ 1 $)$ $($ 0 $)$ $($ 1 $)$ $($ 1 $)$ $($ 1 $)$ $($ 0 $)$ $($ 1

for $(x = 1024; x > 0; x--)$ for $(y = 4; y > 0; y--)$ do_something(x,y);

Computer Architecture – Chapter 3 – CPU Pipelining

Computer Architecture – Chapter 3 – CPU Pipelining

Observation: 90% accuracy

Computer Architecture – Chapter 3 – CPU Pipelining

Observation: 90% accuracy

 $CPI = 1 + 0.2 \cdot (1 - 0.9) \cdot 5 = 1.1$

Computer Architecture – Chapter 3 – CPU Pipelining

Observation: 90% accuracy

$$
CPI = 1 + 0.2 \cdot (1 - 0.9) \cdot 5 = 1.1
$$

$$
IPC = \frac{1}{CPI} = \frac{1}{1.1} = 0.91
$$

Computer Architecture – Chapter 3 – CPU Pipelining

Observation: 90% accuracy

$$
CPI = 1 + 0.2 \cdot (1 - 0.9) \cdot 5 = 1.1
$$

$$
\text{IPC} = \frac{1}{\text{CPI}} = \frac{1}{1.1} = 0.91
$$

Computer Architecture – Chapter 3 – CPU Pipelining

Computer Architecture – Chapter 3 – CPU Pipelining

Still penalty on regular patterns:

Computer Architecture – Chapter 3 – CPU Pipelining

Still penalty on regular patterns:

• Recap: Nested loop iterations: 111011101110...

Computer Architecture – Chapter 3 – CPU Pipelining

Still penalty on regular patterns:

- Recap: Nested loop iterations: 111011101110...
- Branches often show such regular patterns

Still penalty on regular patterns:

- Recap: Nested loop iterations: 111011101110...
- Branches often show such regular patterns

Can we incorporate this regularity?

Computer Architecture – Chapter 3 – CPU Pipelining

Save the last branch decisions

branch decision \rightarrow 00100 \rightarrow

Save the last branch decisions

Select predictor based on history

branch decision \rightarrow 00100 \rightarrow

Save the last branch decisions

Select predictor based on history

• Before: Selection based on PC

branch decision \rightarrow 00100 \rightarrow

Save the last branch decisions

Select predictor based on history

- Before: Selection based on PC
- Now: Use history of most recent branch decisions

Save the last branch decisions

Select predictor based on history

- Before: Selection based on PC
- Now: Use history of most recent branch decisions

The *actual predictor* ("2nd way") stays the same (for example 2-bit predictor)

Computer Architecture – Chapter 3 – CPU Pipelining

li s0, 1024 xloop: li s1, 4 yloop: mv a0, s0 mv a1, s1 jal ra, do_something addi $s1$, $s1$, -1 branch $y \rightarrow bnez$ s1, yloop addi s0, s0, -1 branch $x + bnez$ s0, xloop

네 그 ▶ 네 크게 네 크게 네 크게 시키는 게 있다.

5 bit of history (init: 00000), 32 Predictors

5 bit of history (init: 00000), 32 Predictors

2-bit predictors (init: 01)

5 bit of history (init: 00000), 32 Predictors

2-bit predictors (init: 01)

 $\overline{0}$ $\mathbf 0$ $\begin{matrix} 0 \\ 0 \end{matrix}$

 Ω

History

li s0, 1024 xloop: li s1, 4 yloop: mv a0, s0 mv a1, s1 jal ra, do_something addi s1, s1, -1 branch $y \rightarrow bnez$ s1, yloop addi s0, s0, -1 branch $x \rightarrow b$ nez s0, xloop

5 bit of history (init: 00000), 32 Predictors 2-bit predictors (init: 01)

イロト イ母 トイミト イミト ニヨー りんぺ

5 bit of history (init: 00000), 32 Predictors 2-bit predictors (init: 01)

イロト イ母 トイミト イミト ニヨー りんぺ

5 bit of history (init: 00000), 32 Predictors 2-bit predictors (init: 01)

イロト イ母 トイミト イミト ニヨー りんぺ

5 bit of history (init: 00000), 32 Predictors 2-bit predictors (init: 01)

イロト イ団 トイミト イミト ニヨー りんぺ

5 bit of history (init: 00000), 32 Predictors 2-bit predictors (init: 01)

(ロ) (個) (目) (目) (目) 目 のQ (V)

5 bit of history (init: 00000), 32 Predictors 2-bit predictors (init: 01)

branch $x \rightarrow b$ nez s0, xloop

5 bit of history (init: 00000), 32 Predictors

2-bit predictors (init: 01)

li s0, 1024 xloop: li $s1, 4$ yloop: mv a0, s0 mv a1, s1 jal ra, do_something addi s1, s1, -1 branch $y \rightarrow bnez$ s1, yloop addi $s0$, $s0$, -1 branch $x + b$ nez s0, xloop

 $\begin{array}{|c|cccc|c|cccc|c|}\hline 0 & 0 & 0 & 1 & 1 & 1 & 0 & 1 & 1 \ \hline 0 & 1 & 1 & 1 & 0 & 1 & 1 & 1 \ 1 & 1 & 1 & 0 & 1 & 1 & 1 & 1 \ 1 & 1 & 0 & 1 & 1 & 1 & 1 & 1 \ \hline \end{array}$ $\begin{array}{c} 1 \ 0 \ 1 \ 1 \end{array}$ $\begin{array}{c} 0 \\ 1 \\ 1 \\ 1 \end{array}$ $\begin{array}{c} 1\\ 1\\ 0\\ 1\\ \end{array}$ $\begin{array}{c} 1 \\ 1 \\ 1 \\ 1 \end{array}$ $\begin{array}{c} 1 \ 1 \ 1 \ 1 \ 0 \end{array}$ $\begin{bmatrix} 0 \\ 0 \\ 0 \\ 0 \\ 1 \end{bmatrix}$ $\begin{matrix} 0 \\ 0 \\ 0 \\ 0 \end{matrix}$ **History Branch** \mathbf{y}^{\top} \mathbf{x}^{\top} line y_{\perp} y_{\perp} y_{\perp} $y - x - y$ y_{\perp} y_{\perp} y_{\perp} y_{\perp} y_{\perp} y_{\perp} \mathbf{X}^+ $1¹$ $1¹$ $\overline{0}$ $1¹$ $1¹$ $1¹$ $\overline{0}$ $0¹$ $1¹$ $1¹$ taken 14 29 27 23 15 30 29 27 23 15 30 29 $\overline{0}$ $\overline{3}$ $\overline{17}$ 27 id Predictor state $|11\rangle$ 01 11 0.7070707000071 0707070 $|1|$ predict $|1|$ $\overline{0}$ $\overline{1}$ $\mathbf{1}$ new state $\begin{pmatrix} 0 & 0 \\ 0 & 0 \\ 0 & 0 \\ 0 & 0 \\ 0 & 0 \\ 0 & 0 & 0 \\ 0 & 0 & 0 \\ 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 &$ $\boxed{11}$ 10 10 10 $\begin{pmatrix} 10 \end{pmatrix}$ $\left(11\right)$ ¹¹ 11 00 $11₁$

5 bit of history (init: 00000), 32 Predictors

2-bit predictors (init: 01)

5 bit of history (init: 00000), 32 Predictors

2-bit predictors (init: 01)

li s0, 1024 $xloop: li s1, 4$ yloop: mv a0, s0 mv a1, s1 jal ra, do_something addi s1, s1, -1 branch $y \rightarrow bnez$ s1, yloop addi s0, s0, -1

branch $x + b$ nez s0, xloop

5 bit of history (init: 00000), 32 Predictors

2-bit predictors (init: 01)

branch $x + b$ nez s0, xloop

Computer Architecture - Chapter 3 - CPU Pipelining

Prof. Dr.-Ing. Stefan Wallentowitz - Department 07 - Munich University of Applied Sciences

Avoid aliasing with adding part of program counter to selection

Avoid aliasing with adding part of program counter to selection

Computer Architecture – Chapter 3 – CPU Pipelining

Avoid aliasing with adding part of program counter to selection

Are we good now?

Computer Architecture – Chapter 3 – CPU Pipelining

Prof. Dr.-Ing. Stefan Wallentowitz - Department 07 - Munich University of Applied Sciences

Problem with adaptive global predictor: Branch interference

Problem with adaptive global predictor: Branch interference

• Branches influence each other, for example: deeply nested loops, function calls

Problem with adaptive global predictor: Branch interference

• Branches influence each other, for example: deeply nested loops, function calls

Problem with adaptive global predictor: Branch interference

• Branches influence each other, for example: deeply nested loops, function calls

Problem with adaptive global predictor: Branch interference

• Branches influence each other, for example: deeply nested loops, function calls

Problem with adaptive global predictor: Branch interference

• Branches influence each other, for example: deeply nested loops, function calls

Problem with adaptive global predictor: Branch interference

• Branches influence each other, for example: deeply nested loops, function calls

Branch History Table: Keep multiple histories for diversion based on PC

Computer Architecture – Chapter 3 – CPU Pipelining

Prof. Dr.-Ing. Stefan Wallentowitz - Department 07 - Munich University of Applied Sciences

Computer Architecture – Chapter 3 – CPU Pipelining

Prof. Dr.-Ing. Stefan Wallentowitz – Department 07 – Munich University of Applied Sciences 51

Observation:

Computer Architecture – Chapter 3 – CPU Pipelining

Prof. Dr.-Ing. Stefan Wallentowitz – Department 07 – Munich University of Applied Sciences 51

Observation:

• 93% accuracy for global predictor

Computer Architecture – Chapter 3 – CPU Pipelining

Observation:

- 93% accuracy for global predictor
- 94% accuracy for local predictor

Computer Architecture – Chapter 3 – CPU Pipelining

Observation:

- 93% accuracy for global predictor
- 94% accuracy for local predictor

Observation:

- 93% accuracy for global predictor
- 94% accuracy for local predictor

This is 1990s technology, since then accuracy is up to about 99%

Computer Architecture – Chapter 3 – CPU Pipelining

Observation:

- 93% accuracy for global predictor
- 94% accuracy for local predictor

This is 1990s technology, since then accuracy is up to about 99%

Modern CPUs incorporate neural network (perceptron-based) branch predictors

Computer Architecture – Chapter 3 – CPU Pipelining

Prof. Dr.-Ing. Stefan Wallentowitz - Department 07 - Munich University of Applied Sciences

Computer Architecture – Chapter 3 – CPU Pipelining

Prof. Dr.-Ing. Stefan Wallentowitz – Department 07 – Munich University of Applied Sciences 52

So far "branch taken" prediction, but also "branch target" needed

Computer Architecture – Chapter 3 – CPU Pipelining

Prof. Dr.-Ing. Stefan Wallentowitz – Department 07 – Munich University of Applied Sciences

So far "branch taken" prediction, but also "branch target" needed

RISC-V: jalr rd, imm(rs1) instruction, content of rs1 unknown

Computer Architecture – Chapter 3 – CPU Pipelining

So far "branch taken" prediction, but also "branch target" needed

RISC-V: jalr rd, imm(rs1) instruction, content of rs1 unknown

Branch Target Buffer

Computer Architecture – Chapter 3 – CPU Pipelining

So far "branch taken" prediction, but also "branch target" needed

RISC-V: jalr rd, imm(rs1) instruction, content of rs1 unknown

Branch Target Buffer

• Content addressable memory for lookups

Branch Target Preciction

So far "branch taken" prediction, but also "branch target" needed

RISC-V: jalr rd, imm(rs1) instruction, content of rs1 unknown

Branch Target Buffer

- Content addressable memory for lookups
- Store recent jump targets into table

Branch Target Preciction

So far "branch taken" prediction, but also "branch target" needed

RISC-V: jalr rd, imm(rs1) instruction, content of rs1 unknown

Branch Target Buffer

- Content addressable memory for lookups
- Store recent jump targets into table
- Replacement strategy to update table, evicts entries

Branch Target Preciction

So far "branch taken" prediction, but also "branch target" needed

RISC-V: jalr rd, imm(rs1) instruction, content of rs1 unknown

Branch Target Buffer

- Content addressable memory for lookups
- Store recent jump targets into table
- Replacement strategy to update table, evicts entries

Computer Architecture – Chapter 3 – CPU Pipelining

Prof. Dr.-Ing. Stefan Wallentowitz – Department 07 – Munich University of Applied Sciences

Problems with BTB:

Problems with BTB:

• Expensive hardware (content addressable memory), limits entries

Problems with BTB:

- Expensive hardware (content addressable memory), limits entries
- Reduced gain for common function call patterns

Problems with BTB:

- Expensive hardware (content addressable memory), limits entries
- Reduced gain for common function call patterns

Problems with BTB:

- Expensive hardware (content addressable memory), limits entries
- Reduced gain for common function call patterns

Adding semantics: Return Address Stack

• jalr as part of function calls (see conventions)

Problems with BTB:

- Expensive hardware (content addressable memory), limits entries
- Reduced gain for common function call patterns

- jalr as part of function calls (see conventions)
- Idea: Store return address on separate hardware stack

Problems with BTB:

- Expensive hardware (content addressable memory), limits entries
- Reduced gain for common function call patterns

- jalr as part of function calls (see conventions)
- Idea: Store return address on separate hardware stack

Problems with BTB:

- Expensive hardware (content addressable memory), limits entries
- Reduced gain for common function call patterns

- jalr as part of function calls (see conventions)
- Idea: Store return address on separate hardware stack

Problems with BTB:

- Expensive hardware (content addressable memory), limits entries
- Reduced gain for common function call patterns

Adding semantics: Return Address Stack

- jalr as part of function calls (see conventions)
- Idea: Store return address on separate hardware stack

(ロ) (母)

Computer Architecture – Chapter 3 – CPU Pipelining

Prof. Dr.-Ing. Stefan Wallentowitz – Department 07 – Munich University of Applied Sciences 54

Pipelining is key to CPU performance

Computer Architecture – Chapter 3 – CPU Pipelining

Prof. Dr.-Ing. Stefan Wallentowitz – Department 07 – Munich University of Applied Sciences 54

Pipelining is key to CPU performance

Hazards reduce the IPC

Pipelining is key to CPU performance

Hazards reduce the IPC

Pipeline optimizations based on speculative execution and parallelism

Pipelining is key to CPU performance

Hazards reduce the IPC

Pipeline optimizations based on speculative execution and parallelism

Speculative execution: Branch taken prediction and branch target prediction

Pipelining is key to CPU performance

Hazards reduce the IPC

Pipeline optimizations based on speculative execution and parallelism

Speculative execution: Branch taken prediction and branch target prediction

Difference between predictors and predictor selection

